Abstract-This paper addresses an innovative solution to develop a circuit to perform accelerated stress tests of capacitive microelectromechanical-system (MEMS) switches and shows the use of instruments and equipment to monitor physical aging phenomena. A dedicated test circuit was designed and fabricated in order to meet the need for accelerated techniques for those structures. It integrated an in-house miniaturized circuit connected to additional test equipment (e.g., oscilloscopes and capacitance meters) that enabled the reliability characterization of capacitive switches. The accelerated stress test (AST) circuit generated an electrostatic-discharge-like impulse that stressed the device. This setup allowed the simultaneous measurement of the current and voltage waveforms, and the capacitance variation of the device under test after each stress. The results obtained using the miniature AST circuit were discussed and were correlated with results obtained using a commercial human-body-model tester as well as data from a cycling benchmark. The scope of this paper encompasses the theory, methodology, and practice of measurement; the development of a testing miniaturized board; and the analysis and representation of the information obtained from a set of measurements. As a result, it may contribute to the scientific and technical standards in the field of instrumentation and measurement of electrostactically actuated devices having insulating layers.
I. INTRODUCTION

I
N THE RF microelectromechanical systems (RF-MEMS) switch market, despite the lack of significant revenue since 2003, RF-MEMS switches continue to fascinate the industry [1] . New designs and structures have been evolving rapidly. Nowadays, RF-MEMS devices are produced in appreciable volumes, and in the coming years, the market may increase significantly. This market expansion will pressure manufacturers to lower unit costs since 80% of the total production cost has been devoted to device packaging [2] . Therefore, significant savings can be obtained by detecting defective components at the wafer scale, prior to packaging [3] . However, characterizing the electromechanical properties of RF-MEMS structures at a very early stage of manufacturing is a challenging task for quality assurance in the on-wafer testing field. Furthermore, standardized testing procedures are not yet available.
In the last decade, the reliability of RF-MEMS switches has been investigated intensively [4] - [10] . One of the main issues in electrostatically driven MEMS switches is dielectric charging [11] , [12] . A charge is deposited on the surface or trapped in the bulk of the dielectric material. This failure mechanism occurs over time and over a repeated number of cycles.
Up to now, the basic lifetime test method is based on the pull-out and pull-in cycling. In this procedure, arbitrary voltage waveform profiles such as a simple square wave or a twostep one have been used. The results of these investigations using the cycling method led to the conclusions that the device lifetime decreases exponentially with the magnitude of the pullin voltage [11] and depends only on the cumulative pull-in time and not on the cycling frequency or the duty cycle [13] .
In spite of these basic conclusions, the only alternative method for RF-MEMS lifetime prediction is the use of continuous dc stress [11] , [14] , [15] . Unfortunately, those tests are still time-consuming since typical RF-MEMS switches should have lifetimes on the order of years; a demonstrator with a lifetime of ten years cannot be obtained easily with such tests.
In this scope and based on expertise gathered from modeling [16] and pulse-induced charging (PIC) experiments [17] , there exists a need to develop a methodology for accelerated testing of electrostatically driven RF-MEMS switches.
The proposed methodology deals with the use of electrostatic discharge (ESD)-like pulses in order to perform an accelerated stress test (AST). For this paper, a dedicated circuit has been fabricated and integrated into a complete test bench. The circuit can be mounted easily on RF probes. It allows the monitoring of the current waveform across the device during the discharge 0018-9456/$26.00 © 2011 IEEE and includes a direct output for capacitance or dc leakage measurements. The data obtained are discussed and correlated with results obtained using a commercial human body model (HBM) tester as well as with data from the conventional cycling benchmark.
In our previous work [17] , [18] , we have shown that voltage and temperature acceleration is conceivable in reliability testing of RF-MEMS switches, using a PIC setup (see Fig. 1 ), and the correlation between AST results and conventional cycling data has been shown.
However, signals provided by the conventional pulse generator used in the PIC setup leads to an electrical-overstress (EOS)-type breakdown, as shown in Fig. 2(a) . ESD stress failures lead to small degradations that can be located and analyzed easily, giving additional information on the failure mechanism [see Fig. 2 (b) and (c)]. EOS breakdown, on the other hand, will destroy completely the component. Therefore, there is no way to determine the cause of failure. This is one of the first reasons why the AST circuit and methodology, which are proposed in this paper, has been developed. The wiring diagram of the AST circuit is shown in Fig. 3 . It also integrates other interesting functionalities such as the following.
1) The circuit is mounted directly on an RF probe in order to reduce drastically the parasitic capacitance of the cables and connectors. 2) Using a conventional ESD generator, the setup does not allow the use of a voltage probe because the capacitance of the probe (∼10 pF) is close to the downstate capacitance of the RF-MEMS switch and because it will then dissipate the discharge before it stress the device. Hence, a 1-49-Ω bridge is used in order to capture in real time the current waveform during a discharge, allowing us to determine the voltage across the device after discharging if no breakdown occurs. This voltage is given by
3) The circuit integrates a direct output connection (SW4 on the diagram) for external capacitance or dc leakage measurements. The AST circuit diagram is represented in Fig. 3 . The corresponding printed circuit board (PCB) was miniaturized as small as possible. The final PCB dimensions were 35 × 45 mm. The circuit board and the layout are both represented in Fig. 4(a) . The printed circuit was made on a 0.8-mm-thick PCB FR4 substrate. The line width was chosen to have a resistance of 50 Ω for impedance matching. SubMiniature version A connectors were used to connect the AST board to external instruments. Reed relays were used for fast commutations in order to control the charging and discharging time of the 100-pF capacitor. All the other electronic components of the board (i.e., capacitor, inductor, resistance, and diodes) were surface-mounted devices. The fabricated circuit was mounted on an RF probe, as shown in Fig. 4(b) .
The complete AST test-bench schematic is shown in Fig. 5 . The programmable high-voltage (HV) source was connected to the board in order to charge the 100-pF capacitor (SW1 is on).
The Tektronix AFG320 signal generator was used to control SW2 and SW4 relays (SW2 was on to apply the discharge, and SW4 was on for the capacitance measurement). In order to be sure that no residual signal remains in the device under test (DUT), SW3 was used to short-cut the DUT. During the discharging, the waveforms were monitored through the Tektronix DPO 4034 oscilloscope. A BOONTON 7200 capacitance meter (in the range of 1 fF-2000 pF) was used to measure the CV characteristics. Automation of the setup was performed using LabVIEW.
III. MEASUREMENT RESULTS
Beyond the development and fabrication of this circuit board, it is important to consider this experiment as a complete methodology. The validation of the board was done following an established sequence, which is shown in Table I .
The output "scope" of the board was connected to channel 1 of the oscilloscope. Using "T" connectors, channels 2 and 3 were used to monitor the control signals of the two relays SW2 and SW4 (powered by the signal generator). The trigger was set to the front edge of channel 2, i.e., the moment the discharge was applied to the device. The precise measurement of the stress duration was crucial to the overall method described in this paper. According to the sequence flow shown in Table I , the duration of the stress applied to the component was the difference between t 2 and t 1 . In fact, at t = t 1 , the discharge was applied to the device, but the energy out from the discharge remained on the device until t = t 2 when SW4 was turned on and the energy that remained in the device could dissipate. The time charts of this measurement are presented in Fig. 6(a) . Hence, the stress time was controlled using SW2 and SW4. In this paper, the stress time was arbitrary chosen to be 20 ± 5 ms. The resulting discharge waveform of the capacitor to a short circuit is shown in Fig. 6(b) . As expected, it corresponded to an HBM-like waveform of ∼550 ns. It was equivalent to the discharge of the capacitor through the 1500-Ω resistor and the 5-µH inductor.
A thorough analysis of the circuit was performed using Very High Speed Integrated Circuit (VHSIC) Hardware Description Language simulations (SystemVision software) and was reported in our previous work [19] . In this paper, the stress was applied to the same test structure reported in [17] ; however, in principle, it could be applied to any MEMS structure with an insulating layer in its active area (e.g., electrostatically driven capacitive structures). The test structure is consisted of a doubled-clamped beam structure with an active area of 96 × 77 µm 2 . The insulating film above the signal was ∼250 nm of high-frequency-processed silicon nitride (HF-Si 3 N 4 ). The gap between the signal line and the upper membrane was 1.5 µm. The actuation voltage was 20-25 V.
The test procedure was as follow. 1) An initial CV curve was measured (the principle of this methodology of a partial CV curve is described in [17] ). 2) The stress was applied to the signal line of the device, following the procedure described in Table I . 3) Another partial CV curve was measured after the stress. The superposition of the two CV graphs from steps 1 and 3 showed a shift in voltage ∆V . This shift was proportional to the amount of charge collected or trapped by the dielectric material, which is an indicator of its reliability and, therefore, its lifetime [11] .
It has been shown that a correlation exists between HBM test results and data from the conventional cycling test [18] . In fact, the relation between the charging and the time that the switch remained in the downstate during cycling is
where ∆V * 0, c is the cycling amplitude factor that depends on the material, t down,c is the total downstate time of the cycling calculated from the frequency and the duty cycle, τ c is the charging-process time constant (also material dependent), N c is the number of cycles, and n c is the power-law exponent/index.
An analogous expression is proposed for the pulse stressing data obtained herein
where ∆V 0,s is the stress amplitude factor that depends on the material, t down,s is the total downstate time of the stress, τ s is the charging time constant, N s is the number of pulses, E s is the electric field of the stress, E 0 is an equivalent factor, and m s and n s are power-law exponents.
In order to make the correlation between the pulse stress method and cycling, it is necessary to examine the common relation between the resulting voltage shifts ∆V c and ∆V s . Taking into account that the electric-field intensity during cycling was E c = 0.8 MV/cm and assuming that we apply only a single cycle/pulse under this electric field, we obtain ∆V c = 18 mV and ∆V s = 26 mV.
It allows us, within a given and tolerable error, to assume that HV impulse aging can be done, and the acceleration factor has been determined to be
where α > 1 (in this case, α ∼ 1.5).
In Fig. 7 , we plotted results from conventional cycling tests, HBM stress testing [18] , and data obtained using the AST circuit. The cycling results showed shift ∆V as a function of the number of cycles, whereas HBM and AST stress results show shift ∆V as a function of the electric field. The higher the electric field was, the shorter the lifetime of the device (here, it is assumed that the lifetime is related to parameter ∆V ). The results of HBM and AST testing were obtained using one single virgin device for each data point in order to avoid any residual stresses.
Finally, the results show that HV impulse testing can be used for voltage-accelerated tests in electrostatically driven MEMS switches, and the AST circuit developed here is an original demonstration.
IV. CONCLUSION
This paper has proposed an accelerated testing methodology for RF-MEMS switches lifetime qualification. The correlation between conventional cycling measurements and the results obtained using the AST circuit was presented. It constituted an effective on-wafer accelerated stress test, and the authors believe that it can contribute to the standardization of reliability test procedures for RF-MEMS switches. Since the AST circuit board was small, it could be placed easily in a vacuum chamber for controlled environment condition tests. The simultaneous measurement of mechanical displacement using a laser interferometer is also conceivable. This methodology was not device limited, and it could be used as a general testing technique. 
